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Abstract—Convolutional Neural Networks (CNNs) exhibit re-
markable performance in various machine learning tasks. As
sensor-equipped Internet of Things (IoT) devices permeate into
every aspect of modern life, the ability to execute CNN in-
ference, a computationally intensive application, on resource
constrained devices has become increasingly important. In this
context, we present Cappuccino, a framework for synthesis of
efficient inference software targeting mobile System-on-Chips
(SoCs). We propose techniques for efficient parallelization of
CNN inference targeting mobile SoCs, and explore the underlying
tradeoffs. Experiments with different CNNs on three mobile
devices demonstrate the effectiveness of our approach.
I. INTRODUCTION
CONVOLUTIONAL Neural Networks (CNNs) haveproven to be one of the most effective approaches to
feature extraction [1], [2]. While frameworks such as Caffe [3]
or Torch [4] are commonly used for training CNN models, in-
ference using trained CNNs on resource-constrained platforms
remains a challenge. We hypothesize that platforms based on
mobile system-on-chips (SoCs) will be a major player in the
emerging IoT landscape due to their rich feature set and market
forces, and thus, we contend that efficient CNN inference on
such platforms is increasingly essential.
Forward evaluation of a trained CNN, also known as infer-
ence, is computationally intensive. The research community
has put forth a number of solutions for accelerating CNN
inference on different platforms, including the design of a
customized ASIC chip ([5], [6]), FPGA-based accelerator de-
sign ([7], [8], [9]), and parallelization on server-grade graphics
processing units (GPUs). Latifi et al. offered a library for
parallel execution of CNNs on mobile devices [10].
We present Cappuccino, a tool for automatic synthesis
of efficient CNN inference software targeting mobile SoCs.
In addition to the software synthesis capability, Cappuccino
features a novel approach to zero-overhead utilization of vector
instructions. Furthermore, it considers the effect of inexact
computing on classification accuracy, and leverages imprecise
arithmetic to further optimize the computation.
II. CONVOLUTIONAL NEURAL NETWORKS
Modern Convolutional Neural Networks (CNNs) have mil-
lions of parameters, whose values are obtained during training.
Each CNN has multiple convolutional layers, which use 3D
filter banks for feature extraction. The convolution result of
kernels of a filter bank with Input Feature Maps (IFMs) is
accumulated to create Output Feature Maps (OFMs). The
number of IFMs, the number of OFMs, and the output size
are N , M , and Wout×Hout, respectively. The convolution
operation is visualized in Figure 1. Thus, a CNN layer has
M×N kernels (M filter banks with N kernels each). Kernels
have dimension of K ×K. Each pixel in an OFM is the sum
Fig. 1. A convolutional layer. M filter banks are convolved with N IFMs to
generate M OFMs.
Fig. 2. A simplified pseudo-code for a convolutional layer. The computation
involves six nested loops, which results in a high computational complexity.
of convolutions between kernels and the corresponding pixels
in IFMs. To generate adjacent pixels in an OFM, the kernel
bank is slid across IFMs by a stride of S. A simplified pseudo-
code for a convolution operation is shown in Figure 2. The
vast majority of CNN inference execution time is spent in
convolutional layers [11], and thus, we restrict our discussion
to them.
III. CAPPUCCINO
In order to use a CNN for inference on mobile devices, one
has to evaluate its forward path with known parameter values.
Cappuccino serves this very purpose in that, it synthesizes
an optimized SoC-based inference software for a given CNN
description. Our current embodiment of Cappuccino synthe-
sizes the CNN in form of an optimized RenderScript program,
which exploits the available processing resources on a mobile
SoC to execute the computation. Depending on the target SoC,
the generated program will be typically launched on multiple
CPU cores, the mobile GPU, and the mobile DSP.
As Figure 3 illustrates, Cappuccino requires three inputs.
The first is a network description file that contains the CNN
architectural information such as number, size, and type of
its layers. The second input is a model file, which contains
the weight and bias parameter values. Cappuccino reorders
CNN parameters to improve the performance of vectorized
operations. Parameter reordering does not change the model
size, and occurs during compile-time. The third input is the
validation dataset that was originally used during training of
the CNN. Using this dataset, Cappuccino analyzes the impact
of optimizations, such as inexact computing on the given CNN,
to determine the suitability of utilizing imprecise arithmetic
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2Fig. 3. Primary Program Synthesizer creates a primary parallel program. Cappuccino uses this program to determine in what layers which inexact computing
mode can be used. Finally, the software synthesizer uses the results of this analysis to generate RenderScript-based inference software.
Fig. 4. Workload allocated to a thread. Values of w, h, and m can be
computed using the thread Id.
for the given CNN. The result of this analysis guides the
corresponding decision during software generation.
IV. INFERENCE OPTIMIZATION STRATEGIES
A. Thread Workload Allocation
Convolutional layers contain three main sources of par-
allelism: Kernel-Level Parallelism (KLP), Filter bank-Level
Parallelism (FLP), and Output-Level Parallelism (OLP). In
accelerating a CNN, one or more of these types of parallelism
should be used for workload allocation to threads.
1) Kernel-Level Parallelism (KLP): In KLP, parallelization
is obtained by executing the computations for convolving a
kernel with corresponding IFM pixels in parallel. Hence, each
thread computes one multiplication, and the final result is gen-
erated via accumulation by an eventual reduction operation.
2) Filter bank-Level Parallelism (FLP): In FLP, filter banks
exploit parallelism by allocating kernel computation to sepa-
rate threads. In this case, each thread computes the convolution
of an entire kernel. Subsequently, a reduction addition yields
the final result.
3) Output-Level Parallelism (OLP): In OLP, computation
of output pixels are carried out in parallel. That is, each
software thread computes the 3D convolution of an entire filter
bank of N kernels and corresponding pixels in IFMs.
An advantage of OLP is that a kernel loaded by one
thread can be reused by other threads that are responsible
for generating another pixel in the same OFM. In SoCs with
efficient cache systems, it is possible to load each kernel once
and use it Wout×Hout times. In contrast, data loaded in KLP
and FLP cannot be reused as efficiently by the same or other
threads. Moreover, in KLP and FLP the required reduction
incurs additional overhead for thread synchronization and
inter-thread data transfer. As such, Cappuccino uses OLP as
its primary workload allocation policy at the thread level.
Furthermore, it utilizes vector processing to exploit KLP and
FLP within each thread.
The output of each convolutional layer is a 3D data structure
which includes α =M×Wout×Hout elements (also referred
to as pixels). These elements can be uniquely identified using
three variables: the OFM (m), the column (w), and the row (h)
number. Each element is the result of a convolution between
Fig. 5. Efficient vector processing enabled by data reordering from either
row or column major to map major. Groups of u Elements, in either gray
or blue, in the same spatial location from consecutive feature maps form a
vector (assuming u = 4).
the corresponding window of an IFM and a specific filter bank
(Figure 4). Each thread is identified using a unique index x,
where x ∈ [0, α). The identifier index is used to compute
values of w, h, and m.
B. Data Reordering for Vector Processing
Cappuccino uses vector processing to further optimize intra-
thread workload execution. Before executing a vector instruc-
tion, it is necessary to load all of the operands. In most
SoCs with vector processing support, the memory bus is
wide enough to load multiple words of a contiguous block
in one memory access. To utilize this feature, known as
memory access locality, model parameter values have to be
shuffled around. Conventionally, IFMs and kernel parameters
are stored in either row- or column- major order. Therefore,
data elements stored in the adjacent memory addresses are
either the next element from the same row/column or the first
element of the next row/column. If we represent an element’s
address using (Layer, Row, Column) format, the data stored
in a row major format reads:
(0, 0, 0), (0, 0, 1), · · · , (0, 1, 0), (0, 1, 1), · · · , (0, 2, 0), (0, 2, 1), · · · (1)
In a u-way vector processor, one wants to load at least u
operands with a single memory access. Cappucino reorders
the model data to achieve this goal. In particular, we propose
to store the model data in a map major order, as opposed
to row or column major, so that a thread can apply vector in-
structions to corresponding elements of different maps. Absent
of this optimization, vector processing would incur significant
overhead at the boundaries of a kernel. For example, assuming
u = 4, we reorder the model data in the following order (2):
(0, 0, 0), (1, 0, 0), (2, 0, 0), (3, 0, 0), (0, 0, 1), (1, 0, 1), (2, 0, 1),
(3, 0, 1), · · · , (4, 0, 0), (5, 0, 0), (6, 0, 0), (7, 0, 0), · · · (2)
A 3D representation of this transform is shown in Figure
5. When model data is reordered, Cappuccino reads IFMs as
super-words (vectors), performs vectorized convolution, and
accumulates the result. The optimized computation is shown
in the algorithm of Figure 6.
3Fig. 6. Cappuccino optimizes data ordering to enable efficient vector
processing. u words are loaded per access. Subsequently, a vectorized MAC
operation performs partial convolution on 2u operand elements in parallel.
Fig. 7. Zero overhead reordering of OFMs: Cappuccino directly stores data in
the map major, in lieu of row major format. The case of u = 4 is illustrated.
1) Zero-Overhead Dynamic Reordering of OFMs: Note
that model data can be reordered and written to a new model
file without any overhead as it happens statically at compile-
time. However, reordering the input to an intermediate CNN
layer is not as straight forward. In CNNs, the output of a layer
becomes the input to the next layer. It follows that the output
of a layer has to be reordered to allow the use of vectorized
operations in computing the next CNN layer. This process has
to happen dynamically, and thus, is expected to incur time and
energy overhead.
Cappuccino avoids the dynamic data reordering overhead
by directly storing elements of the OFMs in map major order
as they are computed. Parameters w, h, and m are used
to determine the location of the output element that thread
x generates. To store OFMs in map major format, one has
to swap the priorities associated with these parameters. For
example, the result of computations by the second thread
(x = 1) is by default stored in the second location of the
output memory. After reordering, however, the second element
of the output memory must contain (m = 1, h = 0, w = 0).
Such an output can be directly used as the input to the next
layer without any overhead. Figure 7 illustrates the idea.
To create the output in the reordered map major format, we
generate indexes for stacks of u layers, instead of a single layer
(Figure 7). That is, we start indexing the second row only after
all first rows of all u layers are indexed. Equations (3) and (4)
map a thread id to w and h, respectively. For computing the
value of m (map index), it is required to see which stack and
layer a particular output belongs to (Figures 5 and Figure 7).
Equation (5) computes the value of m.
w = bx/uc % Wout (3)
h = b x
u×Wout c % Hout (4)
m = (x % u) + b x
u×Wout×Hout c × u (5)
C. Inexact Computing
Modern mobile SoCs tend to support a number of predefined
imprecise computing modes that are likely to results in faster
or more energy efficient execution [12]. On such platforms, the
target processing mode has to strike a balance between the
implementation metrics, e.g., runtime or energy dissipation,
and the inference classification accuracy.
For example, RenderScript offers two imprecise computing
modes for applications that do not need a strict implemen-
tation of the IEEE 754 standard, called relaxed and impre-
cise computing modes. In both modes, the implementation
of floating point arithmetic is not fully compliant with the
IEEE standard 754 for handling denormalized numbers. The
imprecise computing mode is more efficient, but has a lower
arithmetic accuracy. In this mode, operations resulting in -0.0
can return +0.0, and operations on INF and NAN are unsup-
ported. Perhaps more importantly, vector processing is only
available under imprecise computing modes, in current version
of RenderScript. Vector processing under the RenderScript
precise computing mode would result in sequential processing
of vector elements.
Cappuccino analyzes the given CNN layer by layer to
determine the best matching computing mode for every layer
of the CNN. In every layer, it utilizes the validation dataset to
measure the classification accuracy under different processing
modes. Subsequently, Cappuccino determines which layers of
a CNN can be processed using inexact arithmetic and which
ones demand a precise implementation. The goal is to execute
as many CNN layers as possible in inexact modes, under
user specified constraints in terms of acceptable degradation
in classification accuracy.
In our discussions, the term accuracy arises in reference
to either arithmetic accuracy or classification accuracy. The
former measures the numerical difference between values
computed in exact vs. inexact arithmetic. The latter indicates
the inference classification performance of CNNs, for example
by measuring the percentage of true positive predictions.
V. EXPERIMENTAL RESULTS
A. Setup
We used Cappuccino to implement three modern CNNs:
AlexNet [1], GoogLeNet [2], and SqueezeNet [13]. Subse-
quently, the parallelized implementations are evaluated on
three different smartphones with different generations of Qual-
comm Snapdragon SoCs. In order to increase the precision in
measurements, all experiments have been repeated 100 times,
the minimum and maximum observations are omitted, and
the average of the remaining 98 observations are reported. In
all of the experiments, the smartphones were put in airplane
mode, their screen brightness were fully dimmed, and their
background processes were stopped to the extent possible.
B. Runtime and Energy Efficiency
1) Speedup: We executed the synthesized programs on the
platforms and measured the execution time. Table I summa-
rizes the results. Programs synthesized by Cappuccino offer a
speedup of at least 31.95X (GoogLeNet on Galaxy S7) and
at most 272.03X (SqueezeNet on Nexus 5) compared to the
baseline implementation of single-threaded Java. Moreover,
the execution time in all but one case is below a second.
2) Effect of Inexact Computing: To determine the best
inexact computing mode, we use Cappuccino to measure
the classification accuracy of the aforementioned CNNs in
computing modes supported by target platforms. This analysis
4TABLE I
EXPERIMENTAL RESULTS WITH THREE MODERN CNNS ON THREE DIFFERENT PLATFORMS. EXECUTION TIMES ARE REPORTED IN MILLISECONDS.
BASELINE IS A SINGLE-THREADED IMPLEMENTATION.
CNN Name Execution Time on Nexus 5 (ms) Execution Time on Nexus 6P (ms) Execution Time on Galaxy S7 (ms)
Baseline Parallel Imprecise Speedup Baseline Parallel Imprecise Speedup Baseline Parallel Imprecise Speedup
AlexNet 33848.40 947.15 836.32 40.47X 8626 512.72 61.80 139.58X 8698.43 442.97 127.78 68.07X
SqueezeNet 43932.73 1302.10 161.50 272.03X 17299.55 671.46 141.30 122.43X 12331.82 888.91 150.24 82.08X
GoogLeNet 84404.40 2651.12 2478.09 34.06X 25570.48 1575.45 602.28 42.46X 21917.67 1699.42 686.08 31.95X
TABLE II
ENERGY CONSUMPTION IN JOULES. BASELINE IS A SINGLE-THREADED
PROGRAM.
CNN Name Baseline (J) Proposed (J) Ratio
First 1000 Second 1000 Average First 1000 Second 1000 Average
SqueezeNet 26.37 26.40 26.39 3.39 3.36 3.38 7.81X
TABLE III
PERFORMANCE OF CAPPUCCINO VERSUS PRIOR ART (CNNDROID) [10]
FOR RUNNING ALEXNET ON QUALCOMM SNAPDRAGON 810.
CNNDroid [10] Cappuccino: Parallel Speedup Cappuccino: Imprecise Speedup
Execution Time (ms) 709 512.72 1.38X 61.80 11.47X
is performed on 5000 random images of ILSVRC 2012 vali-
dation dataset [14]. The classification accuracy in imprecise
mode turns out to be identical to the exact mode. Hence,
Cappuccino recommends utilization of imprecise computing
in all layers.
Table I demonstrates the effect of imprecise computing on
execution time. In our experiments, use of imprecise com-
puting mode offers up to 8X speedup compared to the same
implementation under exact arithmetic. Note that RenderScript
incarnation of the imprecise computing mode enables vector
processing in addition to other optimizations, such as using a
rapid exception handling for denormalized numbers.
3) Comparison with Related Work: Table III compares the
performance of software synthesized by Cappuccino with the
state-of-the-art work [10]. The proposed solution under exact
arithmetic improves the execution time by 1.38X. In addition,
when the synthesized software is both parallel and imprecise,
it shows up to 11.47X speedup compared to CNNDroid [10].
4) Energy Consumption: Cappuccino invokes many
threads, which increases the instantaneous power consumption
compared to a sequential program. However, software
synthesized by Cappuccino runs drastically faster than a
sequential equivalent. This results in reduction of energy
consumption. Table II compares the energy consumption
for running SqueezeNet on Nexus 5. Reported numbers
are computed by running each program 1000 times, and
calculating the average. Measurements are performed twice
to showcase repeatability (2000 runs total).
VI. CONCLUSION
In this paper we presented Cappuccino, a platform for
efficient synthesis of CNN inference software targeting mo-
bile SoCs. Cappuccino leverages RenderScripts via which, it
utilizes CPUs, the GPU and the DSP that commonly exist
on a mobile SoC to execute a CNN efficiently. Cappuccino
performs an assessment on the impact of inexact computing
on execution time and classification accuracy. Subsequently, it
selects an inexact computing mode that best fits a layer of a
CNN. Compared to sequential implementations, programs syn-
thesized by Cappuccino achieve a speedup of at least 31.95X
and at most 272.03X, and improve the energy consumption by
7.81X.
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